Background {#Sec1}
==========

Organic field-effect transistors (OFETs) have attracted considerable attention as a promising candidate for its practical applications in flexible electronic papers, flat-panel displays, radio frequency identification (RFID) tags, and logic circus \[[@CR1]--[@CR7]\]. Up to now, several strategies such as blade coating \[[@CR6], [@CR8], [@CR9]\], ink-jet printing \[[@CR10], [@CR11]\], gravure printing \[[@CR12], [@CR13]\], and the recently emerged spraying technologies \[[@CR14]--[@CR16]\] have been proved to be efficient methods for the fabrication of electronic devices. Among these methods, spray coating has been investigated intensively due to its unique advantage in manufacturing. Through the spray-coating method, various materials with low solubility in less toxic solvent can be applied due to the requirement of a low solution concentration \[[@CR17]\]. Moreover, spray coating makes it possible with higher speed of production and better compatibility to various substrates \[[@CR18]\], and the different shapes of film can be patterned through shadow masks \[[@CR19]\]. Additionally, compared to other methods, such as spin casting, blade coating, and gravure printing, the spray-coating process can realize a continuous film without damaging the bottom layer of the device: just simply control the solvent content, droplet size, and solidification dynamics.

In the previous works, some novel manufacturing methods have been applied to achieve high-performance OFETs via spray coating. Khim et al. investigated the effects of the droplet size on the performance of OFETs fabricated using spray-printed organic semiconducting active layers \[[@CR16]\]. Park et al. made an intensive study of solvent content by using a solvent-assisted post-treatment method \[[@CR20]\]. Meanwhile, substrate heating is demonstrated to be an effective method in enhancing the crystallinity of semiconductor films \[[@CR21], [@CR22]\]. For that, multiple research work has been developed. Sarcletti et al. researched the mutual influence of surface energy and substrate temperature on the mobility in organic semiconductors \[[@CR23]\]. Also, Padma et al. investigated the influence of substrate temperature on the growth modes of copper phthalocyanine thin films at the dielectric/semiconductor interface \[[@CR24]\]. Subsequently, Mikayelyan et al. studied the effect of the substrate temperature on the structure and morphology of the vacuum-evaporated films \[[@CR25]\]. And the thermal annealing effect on the crack development also has been investigated \[[@CR26]\]. Although a large number of studies have focused on improving the intrinsic electrical properties of device fabrication techniques, the influence of in situ annealing treatment in the research field of spray-coated OFETs has not received much attention. Meanwhile, the conventional solution process of OFETs usually calls for production interruptions and baking treatment as well as the process being time consuming. Therefore, the development of a novel annealing processing technique is thus a key step towards utilizing the full potential of the spray process.

In this study, we introduced a simple in situ annealing treatment in fabricating high-performance OFETs, and various substrate temperatures were applied in the in situ annealing treatment. With the 60 °C in situ annealing treatment, the mobility of the OFET device significantly enhanced from 0.056 to 0.191 cm^2^/Vs, which was mainly attributed to the improved crystallization and ordered 6,13-bis(triisopropyl-silylethynyl) pentacene (TIPS-pentacene) molecules. To elucidate the mechanism of this performance enhancement, optical microscope, atomic force microscope (AFM), and X-ray diffraction (XRD) were used to analyze the morphology and crystallization of the TIPS-pentacene films. Our work demonstrates that with simple in situ annealing treatment, high-performance OFETs with an efficient manufacturing process can be realized by carefully controlling the conditions of the in situ annealing method.

Methods {#Sec2}
=======

The device fabrication apparatus is shown in Fig. [1](#Fig1){ref-type="fig"}(a). The chemical structures of poly(methyl methacrylate) (PMMA) and 6,13-bis(triisopropyl-silylethynyl) pentacene (TIPS-pentacene) are shown in Fig. [1](#Fig1){ref-type="fig"}(b) and (c), respectively. The bottom gate top-contacted configuration of OFETs with PMMA dielectric is illustrated in Fig. [1](#Fig1){ref-type="fig"}(d). The indium tin oxide (ITO)-coated glasses were used as substrates and gate electrodes. The OFETs were fabricated in the following procedure. Firstly, the ITO glasses placed on a polytetrafluoroethylene (PTFE) holder were ultrasonic cleaned in detergent, acetone, deionized water, and isopropyl alcohol for 15 min each. PMMA was dissolved in anisole with a concentration of 100 mg/mL. Then, a 520-nm PMMA film, functioning as the gate dielectric, was spin coated on the substrates and baked at 150 °C for 1 h in air to remove the solvent residue. Thirdly, the 30-nm TIPS-pentacene active layer was deposited onto substrates placed on a hot plate via a spray-coating process with in situ annealing treatment, and the concentration of the TIPS-pentacene solution was 3 mg/mL in dichlorobenzene. During our experiments, the speed of spray coating was 20 μL/s and the height (from the airbrush to the substrate) was 12 cm, and all the experiments were done at room temperature (20 °C). Finally, a 50-nm-thick gold (Au) was thermally deposited as the source and drain electrodes on the TIPS-pentacene film by a shadow mask. The thickness of the TIPS-pentacene film was characterized by a step profiler. The pure PMMA layer and the PMMA/TIPS-pentacene layer were measured separately, and the thickness of the TIPS-pentacene film can be calculated by subtraction. The device channel width/length ratios are 100 (*L* = 100 μm, *W* = 1 cm). The electrical characteristics of all devices were measured with a Keithley 4200 source meter (Cleveland, OH, USA) in air atmosphere. The field-effect mobility (*μ*) was extracted in the saturation regime from the highest slope of \|*I* ~DS~\|^1/2^ vs. *V* ~GS~ plots by using the following equation:$$\documentclass[12pt]{minimal}
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where *I* ~DS~ is the drain-source current, and *L* (100 μm) and *W* (1 cm) are the channel length and width, respectively. *C* ~i~ is the capacitance per unit of the dielectric layer, and *V* ~GS~ and *V* ~TH~ are the gate voltage and the threshold voltage, respectively. The surface morphologies of the TIPS-pentacene were characterized with an optical microscope (U-MSSP4, OLYMPUS) and atomic force microscope (AFM) (MFP-3D-BIO, Asylum Research) in a tapping mode, and the structure characterization was taken by X-ray powder diffraction (XRD, TD-3500, Dandong, China) with an accelerating voltage of 30 kV and an applied current of 20 mA.

Results and Discussion {#Sec3}
======================

The OFETs based on 120 °C post-annealing treatment for 20 min were fabricated as device A, and those based on in situ annealing treatment with the temperatures of 60, 90, and 120 °C were fabricated as devices B, C, and D, respectively. The typical transfer characteristic, tested at a source-drain voltage (*V* ~DS~) of −40 V and the gate voltage (*V* ~GS~) of 20 to −40 V, was tested and presented in Fig. [2](#Fig2){ref-type="fig"}a. The output characteristics were tested under a *V* ~DS~ of −40 V and a *V* ~GS~ of 0 to −40 V at a step of −10 V, as shown in Fig. [2](#Fig2){ref-type="fig"}b--e. Several fundamental parameters, including saturation current (*I* ~on~), field-effect mobility (*μ*), threshold voltage (*V* ~T~), subthreshold swing (SS), and on/off ratio (*I* ~on~/*I* ~off~), which could be used to evaluate the performance of OFET are summarized in Table [1](#Tab1){ref-type="table"}.Fig. 2**a** Transfer curves of devices A--D. **b**--**e** Output curves of devices A, B, C, and D, respectively Table 1Electrical characteristics of the OFETs spray coated with post-annealing of 120 °C for 20 min and in situ annealing treatment of 60, 90, and 120 °C, respectivelyAnnealing temperature*I* ~on~\
(10^−6^ A)*μ*\
(10^−2^ cm^2^/Vs)*V* ~TH~\
(V)*I* ~on~/*I* ~off~SS\
(V/decade)Post-annealing20.315.56−1.71.62 × 10^5^1.4060 °C(in situ annealing)76.8719.05−0.93.47 × 10^4^1.2590 °C(in situ annealing)12.104.002.03.00 × 10^2^3.81120 °C(in situ annealing)0.170.05−3.5714.52

Not unexpectedly, all devices demonstrated typical p-type transistor characteristics. It can be clearly found that the in situ annealing treatment has tremendous influence on the electronic properties of OFETs. Especially, with the 60 °C in situ annealing treatment, the electrical performance of OFET was successfully enhanced, including a positive shift of *V* ~TH~ (from −1.7 to −0.9 V), and an increasing *μ* (from 0.056 to 0.191 cm^2^/Vs); the mobility of device B is almost fourfolds higher than that of the post-annealed device A. However, when applying with 90 °C in situ annealing treatment, an extensive degradation of device performance appears along with the increasing substrate temperature, including a forward drift of *V* ~TH~ from −0.9 to 2.0 V, and a decreasing *μ* ranged from 0.191 to 0.04 cm^2^/Vs. Furthermore, when the in situ annealing temperature increased to 120 °C, things get even worse, and an obvious decrease of *I* ~on~ from 12.1 to 0.17 μA and *μ* from 0.04 to 0.0005 cm^2^/Vs was obtained. As a result, the performance of devices C and D was much worse than the post-annealed device A.

The representative transfer and output plots of the OFETs prepared by spray-coating method with different annealing treatment are depicted in Fig. [2](#Fig2){ref-type="fig"}. It can be clearly seen that device B demonstrates the highest electrical performance, including near zero threshold voltages and a narrow subthreshold swing. However, with the increase of substrate temperature in the in situ annealing treatment, an attenuation of electrical performance was revealed. The subthreshold swing exhibited an obvious trend of increment along with the in situ annealing temperature, which implies a relatively high trap density at the interface between the dielectric and semiconductor layer \[[@CR27]\].

To scrutinize the surface morphology of TIPS-pentacene films, an optical microscope was employed. As depicted in Fig. [3](#Fig3){ref-type="fig"}, the diverse shapes and morphologies of TIPS-pentacene films were obtained, and different crystal grain sizes can be obviously seen from the optical microscope. Large crystal grains are presented in Fig. [3](#Fig3){ref-type="fig"}a, b, and the TIPS-pentacene film with the 60 °C in situ annealing treatment is much more uniform, and slender and longish grains are found to grow along the direction of the channel. It indicates a better organization of TIPS-pentacene molecules, resulting in the better electrical performance of the OFET device. However, when the template temperature rises to 90 or 120 °C, circular morphology with small grains start to appear in devices C and D, as shown in Fig. [3](#Fig3){ref-type="fig"}c, d. According to the previous study, the alteration of TIPS-pentacene film morphologies would lead to the variation of the electrical properties of OFET devices \[[@CR28]--[@CR30]\].Fig. 3Optical microscope images of spray-coated TIPS-pentacene layer. **a** Substrate temperature of room temperature followed by post-annealing at 120 °C for 20 min, **b**--**d** In situ annealing temperature of 60, 90, and 120 °C, respectively

Furthermore, AFM was employed to characterize the morphologies of spray-coated TIPS-pentacene films. As depicted in Fig. [4](#Fig4){ref-type="fig"}b, well-ordered TIPS-pentacene grains are formed on PMMA dielectric, whereas irregular crystal grains with different shapes are shown in Fig. [4](#Fig4){ref-type="fig"}a, which corresponds well with the optical microscope images in Fig. [3](#Fig3){ref-type="fig"}a and b. Interestingly, when the substrate temperature exceeded 60 °C, significant changes in the TIPS-pentacene film morphology can be observed. Figure [4](#Fig4){ref-type="fig"}c, d show typical sprayed rounded morphology with a large density of small TIPS-pentacene grains, and these grains exhibit microcrystalline morphology comprising of many island clusters with different sizes as shown in the inserts. Additionally, with further increasing annealing temperature to 120 °C, a much smaller grain array is formed resulting in sparse distribution with plentiful grain boundaries to have a negative effect on carrier transport \[[@CR16], [@CR31], [@CR32]\]. Such results indicate that the annealing temperature can greatly affect the film-forming properties, leading to a significant difference in film morphologies.Fig. 4AFM height and 3D images of spray-coated TIPS-pentacene layer. **a** Substrate temperature of RT (followed by post-annealing at 120 °C 20 min). **b**--**d** In situ annealing temperatures of 60, 90, and 120 °C, respectively. *Insets*: high magnification AFM; the scan size bar of inserts is 1 μm

As we can see, the changes in substrate temperature lead to different morphologies and grain size. And the greatest morphology of device B can be ascribed not only to the proper annealing temperature but also to the favored condition for molecular self-organization. When the OFETs are prepared at a relatively low substrate temperature, gentle evaporation of the solvent can be maintained, leading to a reduced solvent evaporation rate, and the consecutive droplets kept the film wet. Actually, this modulation of substrate temperature directly influences the solvent evaporation rate. Lower annealing temperature allows TIPS-pentacene crystals to grow slowly with ordered molecules \[[@CR33]\], while higher substrate temperature contributes to quickly solidification, without a relatively slow drying process of solvent \[[@CR34]\]. Thus, a longer time was obtained for molecular self-organization during the spray process, which is responsible for a higher degree of phase separation and a larger domain size \[[@CR33], [@CR35], [@CR36]\]. As a consequence, slender and longish grains are formed, and the bridges for carrier transportation in the channel region can be built through these long grains which are longer than 110.8 μm \[[@CR37]\].

To further investigate the molecule orientation and packing in the spray-coated TIPS-pentacene films, XRD was introduced. As shown in Fig. [5](#Fig5){ref-type="fig"}, the individual traces exhibit a series of narrow Bragg peaks assignable to the reflections (00*l*) of TIPS-pentacene \[[@CR38]\], and the density indicates that the substrate temperature will dramatically affect the crystallinity of the TIPS-pentacene molecules \[[@CR39]\]. Compared to device A with post-annealing treatment, device B has the strongest peak intensity, which is consistent with the micrographs of the TIPS-pentacene films, indicating that the TIPS-pentacene deposited with 60 °C in situ annealing treatment yields the best crystallinity of TIPS-pentacene. When the substrate temperature increases to 90 and 120 °C, an inferior order of TIPS-pentacene was formed, which was responsible for the decline in the device performance \[[@CR40]\].Fig. 5Normalized XRD spectra of spray-coated TIPS-pentacene films with both post-annealing and in situ annealing treatment

Conclusions {#Sec4}
===========

In summary, we have fabricated and tested OFETs by spray coating TIPS-pentacene with in situ annealing treatment, and the surface morphologies and the crystallization of the obtained film were investigated. The results show that the electrical performance of TIPS-pentacene-based OFETs has strong correlation with the processing condition of the active layer. With the template temperature of 60 °C, the mobility of OFETs fabricated by in situ annealing method increases from 0.056 to 0.191 cm^2^/Vs. The performance enhancement was attributed to the higher crystallization and ordered grains. This in situ annealing treatment of the spray-coating method is expected to be an effective way for the fabrication of high-performance OFETs as well as a high potential for low-cost manufacturing and application versatility.
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